Notice
Recent Posts
Recent Comments
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | |
| 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| 21 | 22 | 23 | 24 | 25 | 26 | 27 |
| 28 | 29 | 30 |
Tags
- parallel_case
- binary conversion
- Design Compiler
- created_clock
- synopsys
- directive
- full_case
- SECDEC
- hdl compiler
- SECDED
- muller-C
- HDL
- DesignCompiler
- Synthesis
- code conversion
- C Element
- binary code
- Asynchronous
- generated_clock
- C-Gate
- SystemVerilog
- systemverilog type
- gray conversion
- dc directive
- 비동기회로
- Verification
- gray code
- verilog
- 마크다운 적용
- DC
Archives
- Today
- Total