Notice
Recent Posts
Recent Comments
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | ||
| 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| 20 | 21 | 22 | 23 | 24 | 25 | 26 |
| 27 | 28 | 29 | 30 |
Tags
- Asynchronous
- SECDED
- Synthesis
- hdl compiler
- 비동기회로
- full_case
- muller-C
- parallel_case
- Verification
- C-Gate
- gray code
- C Element
- binary conversion
- created_clock
- binary code
- generated_clock
- systemverilog type
- directive
- DC
- SystemVerilog
- code conversion
- 마크다운 적용
- gray conversion
- SECDEC
- verilog
- dc directive
- synopsys
- Design Compiler
- HDL
- DesignCompiler
Archives
- Today
- Total