Notice
Recent Posts
Recent Comments
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | ||||
| 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 |
Tags
- parallel_case
- gray conversion
- created_clock
- code conversion
- binary conversion
- DesignCompiler
- full_case
- SECDEC
- C Element
- hdl compiler
- systemverilog type
- 비동기회로
- Synthesis
- 마크다운 적용
- SECDED
- synopsys
- muller-C
- verilog
- SystemVerilog
- C-Gate
- directive
- HDL
- DC
- Verification
- Design Compiler
- gray code
- generated_clock
- dc directive
- Asynchronous
- binary code
Archives
- Today
- Total