Notice
Recent Posts
Recent Comments
일 | 월 | 화 | 수 | 목 | 금 | 토 |
---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 |
8 | 9 | 10 | 11 | 12 | 13 | 14 |
15 | 16 | 17 | 18 | 19 | 20 | 21 |
22 | 23 | 24 | 25 | 26 | 27 | 28 |
29 | 30 |
Tags
- directive
- SECDED
- code conversion
- parallel_case
- systemverilog type
- generated_clock
- gray conversion
- 마크다운 적용
- dc directive
- Asynchronous
- C Element
- hdl compiler
- synopsys
- C-Gate
- 비동기회로
- DesignCompiler
- gray code
- verilog
- DC
- full_case
- SECDEC
- SystemVerilog
- binary conversion
- Design Compiler
- created_clock
- HDL
- binary code
- Verification
- Synthesis
- muller-C
Archives
- Today
- Total