Notice
Recent Posts
Recent Comments
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | |||||
| 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| 24 | 25 | 26 | 27 | 28 | 29 | 30 |
| 31 |
Tags
- C-Gate
- dc directive
- hdl compiler
- created_clock
- Asynchronous
- synopsys
- SECDEC
- HDL
- directive
- binary code
- verilog
- 비동기회로
- SECDED
- DC
- full_case
- parallel_case
- gray conversion
- Design Compiler
- 마크다운 적용
- C Element
- SystemVerilog
- DesignCompiler
- Verification
- systemverilog type
- Synthesis
- muller-C
- generated_clock
- code conversion
- gray code
- binary conversion
Archives
- Today
- Total