Notice
Recent Posts
Recent Comments
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | |||
| 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| 19 | 20 | 21 | 22 | 23 | 24 | 25 |
| 26 | 27 | 28 | 29 | 30 | 31 |
Tags
- muller-C
- C-Gate
- parallel_case
- C Element
- code conversion
- hdl compiler
- HDL
- DC
- binary code
- 비동기회로
- SECDEC
- dc directive
- SECDED
- systemverilog type
- generated_clock
- Verification
- full_case
- gray code
- synopsys
- DesignCompiler
- created_clock
- directive
- SystemVerilog
- Asynchronous
- verilog
- gray conversion
- Synthesis
- 마크다운 적용
- binary conversion
- Design Compiler
Archives
- Today
- Total